MENÜ MENÜ
  • Sie verwenden einen veralteten Webbrowser, weshalb es zu Problemen mit der Darstellung kommen kann. Bei Problemen mit der Bestellabgabe können Sie gerne auch telefonisch bestellen unter: 01805 / 30 99 99 (0,14 €/Min., Mobil max. 0,42 €/Min.)

Test Planning for Core-based Systems-on-chip

Cota:Test Planning for Core-based Syste
Autor: Erika Cota
Verfügbarkeit: Auf Lager.
Artikelnummer: 640525
ISBN / EAN: 9783639124729

Verfügbarkeit: sofort lieferbar

59,00
Inkl. MwSt. , zzgl. Versandkosten

Zusatzinformation

  • Autor:
  • Verlag: VDM Verlag Dr. Müller
  • ISBN / EAN: 9783639124729
  • Bindung: Taschenbuch

Produktbeschreibung

Electronic applications are currently developed under§the reuse-based paradigm. §This design methodology presents several advantages§for the reduction of the design complexity, but§brings new challenges for the test of the final §circuit. §§In this manuscript, the main problems of the test of§core-based systems are firstly identified and§the current solutions are discussed. Then, two§power-aware test planning approaches are proposed§aiming at reducing the test costs of a core-based§system by means of hardware reuse and integration of§the test planning into the design flow. The first§approach considers systems whose cores are connected§through a functional bus or using a point-to-point§model. The second approach considers the systems§built upon a network-on-chip (NoC) and proposes the§reuse of the NoC infrastructure to test the embedded§cores.§§This book can be useful to students, researchers, DFT§practitioners, and VLSI designers that want an§overview of the testing of core-based systems and§that want to know the basics of the reuse of a §network-on-chip as test access mechanism.

0 Kundenmeinungen

Bitte schreiben Sie uns Ihre Meinung zu: Test Planning for Core-based Systems-on-chip

Sie könnten auch an folgenden Produkten interessiert sein