MENÜ MENÜ
  • Sie verwenden einen veralteten Webbrowser, weshalb es zu Problemen mit der Darstellung kommen kann. Bei Problemen mit der Bestellabgabe können Sie gerne auch telefonisch bestellen unter: 01805 / 30 99 99 (0,14 €/Min., Mobil max. 0,42 €/Min.)

Strategies to Reduce Power during VLSI Circuit Testing

Kundu:Strategies to Reduce Power during
Autor: Subhadip Kundu / Santanu Chattopadhyay
Verfügbarkeit: Auf Lager.
Artikelnummer: 989244
ISBN / EAN: 9783659255205

Verfügbarkeit: sofort lieferbar

49,00
Inkl. MwSt. , zzgl. Versandkosten

Zusatzinformation

Produktbeschreibung

Testing is now considered as one of the most important issues in the development process of integrated circuits. With the advent of deep sub-micron (DSM) technology, the tight constraints on power dissipation have created new challenges for testing low power VLSI circuits. This necessitates redesigning the traditional test techniques that do not account for power dissipation during test application. Test power is always expected to be higher than that in the normal mode of operation of a circuit. High test power may lead to permanent or temporal damage of the chip. The objective of this thesis is to develop strategies to reduce test power consumption, considering both dynamic and leakage power, without compromising the fault coverage and thus increasing the manufacturing yield. Four different strategies (three for external testing and one for internal testing) have been developed in such a way that they require either zero or very small overhead in terms of area. The techniques also have no impact on fault coverage and functional critical path

0 Kundenmeinungen

Bitte schreiben Sie uns Ihre Meinung zu: Strategies to Reduce Power during VLSI Circuit Testing

Sie könnten auch an folgenden Produkten interessiert sein